Learning / Digital Design Fundamentals Engineering learning path Digital Design Fundamentals A practical foundation in binary representation, combinational and sequential logic, timing, datapaths, interfaces, and the ASIC/FPGA design flow.
5 Modules
11 Lessons
385 Learning minutes
4 weeks Suggested pace
Outcomes What you will be able to do Represent and calculate digital values Simplify and evaluate logic Analyze combinational and sequential circuits Design safe state machines Reason about timing, reset, clock-domain crossings, memories, FIFOs and interfaces Connect digital design decisions to an RTL-to-silicon workflow
How to use this course
Know the outcome before you begin.
01 Understand Read the objective and concept
→
02 Apply Work through examples and practice
→
03 Verify Check the expected behaviour
→
04 Review Use knowledge checks to find gaps
→
05 Advance Continue only when the reasoning is clear
Completion expectation Understand the concept → apply it → inspect the result → explain why it is correct.
Curriculum
Course roadmap Progress through focused modules, technical lessons and practice checks in sequence.
01 Binary values, signed arithmetic, fixed point, codes, Boolean algebra, truth tables, and logic minimization.
Number systems and binary representation 35 min Signed values, fixed point and digital codes 35 min Boolean algebra and logic minimization 35 min 02 Reusable selection, decoding, comparison, arithmetic, shifting, parity, CRC, and ALU structures.
Multiplexers, encoders, decoders and comparators 35 min Adders, shifters, ALUs, parity and CRC 35 min 03 Latches, flip-flops, registers, counters, clock enables, finite state machines, and safe recovery.
Storage elements, registers and counters 35 min Finite state machines and safe control 35 min 04 Timing constraints, metastability, clock-domain crossings, reset, memories, FIFOs, and arbitration.
Timing, reset and clock-domain crossings 35 min Memories, FIFOs and arbitration 35 min 05 Arithmetic precision, pipelining, interfaces, peripherals, observability, and the path from RTL to ASIC or FPGA.
Arithmetic datapaths and interfaces 35 min ASIC, FPGA and RTL-to-silicon foundations 35 min
8-week programme alignment
Foundation · Week 1 Digital Design is scheduled during the Foundation stage alongside Linux/GVim/Shell and Basic C++.
Week 1 assessment Foundation Assessment · 2.0 h · 100 marks Pass expectation: functional output + basic explanation
What comes next?
Continue the Week 1 Foundation. Digital Design is one part of Week 1 alongside Linux, GVim, Shell and Basic C++. Use the programme schedule to complete the Foundation stage before progressing to Week 2 Verilog RTL I.
Return to Week 1 Foundation →