Skip to content

ASIC CampusDesign • Verify • Advance

Courses
Training Plan
Reference
Certification
Verify
Login

i

Certificates are generated and issued only to registered learners after the required assessment and technical review. Free public learning content remains available without registration.

Create a free account

Learning/Knowledge checks/Week 6/Day 28/Check

Module checkpoint

Day 28 · Randomization I knowledge check

Answer every question from your current understanding. After submission, compare your reasoning with the explanation and revisit any weak concept.

6 QuestionsOne Answer eachImmediate ScoreDetailed Explanations

Read→Reason→Select→Review

Question 1 of 6How does randc differ from rand?

randc cycles through all values before any repeatrandc repeats values; rand never repeats a valuerandc ignores constraints; rand always applies them

Question 2 of 6What does the inside operator express in a constraint?

Membership in a set or range of legal valuesContainment of a nested object inside a classA class inheritance relationship between objects

Question 3 of 6Which condition constrains an address to a four-byte boundary?

addr != 4addr inside {[1:4]}addr % 4 == 0

Question 4 of 6What does randomize() returning zero mean?

The object was randomized but not yet constructedEvery randomized field was assigned the value zeroNo solution satisfied the active constraints

Question 5 of 6How does an inline constraint used with randomize() interact with class constraints?

It permanently overrides class constraints for later callsIt replaces all class constraints for that callIt is solved together with the active class constraints

Question 6 of 6When are pre_randomize and post_randomize called?

Only once when the class constructor runsOn every DUT clock edge while the object existsBefore randomize() solves, and after it succeeds

Review every selection before submitting. You can retry after reading the explanations.

ASIC CampusDesign • Verify • Advance

Structured semiconductor design and verification learning with practical engineering exercises, technical review, and verifiable certification.

₹0 course fee • Completely free VLSI training

Learn

All Courses
Linux Fundamentals
Scripting for EDA Automation
Digital Design Fundamentals
Verilog RTL Design
SystemVerilog Design and Verification
8-Week Training Plan
Assignments & Evaluation
How Learning Works

Platform

About
Certification
Verify Certificate
FAQ
Support
Announcements

Policies

Platform Policies
Accessibility

Connect

Academic Partners
Contact Us
support@asiccampus.com

© 2026 ASIC Campus. VLSI Design & Verification training is completely free.Certificates do not constitute employment or placement.