Module 1

Verilog language and tool flow

How source code becomes simulated behavior and synthesized hardware.

1 lessons
1Learn lessons
→
2Practise concepts
→
3Check understanding
→
4Continue
Your module roadmap

Complete these lessons in order

Each lesson builds on the previous one. Open a lesson, understand its objective, work through the technical material and complete the practice where provided.