Skip to content

ASIC CampusDesign • Verify • Advance

Courses
Training Plan
Reference
Certification
Verify
Login

i

Certificates are generated and issued only to registered learners after the required assessment and technical review. Free public learning content remains available without registration.

Create a free account

Learning/Knowledge checks/Scripting for EDA Automation/Perl fundamentals/Check

Module checkpoint

Perl fundamentals knowledge check

Answer every question from your current understanding. After submission, compare your reasoning with the explanation and revisit any weak concept.

This check covers Perl fundamentals. Read it first if you have not.

5 QuestionsOne Answer eachImmediate ScoreDetailed Explanations

Read→Reason→Select→Review

Question 1 of 5Why is one value of the hash `%count` written `$count{PASS}`?

The sigil shows the kind of value used, and one element is a scalarHashes are converted to scalars when they hold numbersThe $ sigil makes the key lookup case-insensitive

Question 2 of 5What does `use strict` catch in a Perl script?

Regular expressions that can match an empty stringFiles opened without an explicit modeVariables that were never declared with my, such as a misspelt name

Question 3 of 5Why is `open my $fh, '<', $log || die "no log"` wrong?

The < mode must be joined to the file name|| binds to $log, so die never runs when open failsdie cannot be used with a lexical file handle

Question 4 of 5What does `perl -pi.bak -e 's/\bclk_i\b/clk/g' rtl/*.v` do?

Renames the whole word clk_i to clk in each file in place and keeps .bak copiesPrints every line containing clk_i without changing any fileWrites the renamed text only to new .bak files

Question 5 of 5Why are `$1` and `$2` read only inside `if ($line =~ /.../)`?

$1 and $2 are cleared at the end of every lineCaptures can be read only once, inside the same statementCaptures are set only by a successful match; after a failed match they keep earlier values

Review every selection before submitting. You can retry after reading the explanations.

ASIC CampusDesign • Verify • Advance

Structured semiconductor design and verification learning with practical engineering exercises, technical review, and verifiable certification.

₹0 course fee • Completely free VLSI training

Learn

All Courses
Linux Fundamentals
Scripting for EDA Automation
Digital Design Fundamentals
Verilog RTL Design
SystemVerilog Design and Verification
8-Week Training Plan
Assignments & Evaluation
How Learning Works

Platform

About
Certification
Verify Certificate
FAQ
Support
Announcements

Policies

Platform Policies
Accessibility

Connect

Academic Partners
Contact Us
support@asiccampus.com

© 2026 ASIC Campus. VLSI Design & Verification training is completely free.Certificates do not constitute employment or placement.