Skip to content

ASIC CampusDesign • Verify • Advance

Courses
Training Plan
Reference
Certification
Verify
Login

i

Certificates are generated and issued only to registered learners after the required assessment and technical review. Free public learning content remains available without registration.

Create a free account

Learning/Knowledge checks/Scripting for EDA Automation/Make for simulation flows/Check

Module checkpoint

Make for simulation flows knowledge check

Answer every question from your current understanding. After submission, compare your reasoning with the explanation and revisit any weak concept.

This check covers Make for simulation flows. Read it first if you have not.

5 QuestionsOne Answer eachImmediate ScoreDetailed Explanations

Read→Reason→Select→Review

Question 1 of 5When does Make run the recipe for a file target?

When the target is missing or older than any prerequisiteEvery time the make command is run in the folderOnly when the recipe text itself has been edited

Question 2 of 5In the rule `build/%.vvp: tb/%.v $(RTL) | build`, what does `$*` expand to when building `build/tb_fifo.vvp`?

tb/tb_fifo.vbuild/tb_fifo.vvptb_fifo

Question 3 of 5Why are `sim` and `clean` declared `.PHONY`?

They are allowed to use spaces instead of a leading tabThey name actions, so a file with the same name must not stop themThey must run before every other target in the Makefile

Question 4 of 5What is the purpose of `.DELETE_ON_ERROR:` in the simulation Makefile?

A failed recipe's partial output is removed so it is rebuilt next timeEvery build output is removed when the user presses Ctrl-CMake keeps going with other targets after a recipe fails

Question 5 of 5Why is `build` listed after `|` as an order-only prerequisite?

The folder must be created after all the other prerequisitesThe folder is deleted automatically once the target is builtThe folder must exist, but its timestamp changes must not force rebuilds

Review every selection before submitting. You can retry after reading the explanations.

ASIC CampusDesign • Verify • Advance

Structured semiconductor design and verification learning with practical engineering exercises, technical review, and verifiable certification.

₹0 course fee • Completely free VLSI training

Learn

All Courses
Linux Fundamentals
Scripting for EDA Automation
Digital Design Fundamentals
Verilog RTL Design
SystemVerilog Design and Verification
8-Week Training Plan
Assignments & Evaluation
How Learning Works

Platform

About
Certification
Verify Certificate
FAQ
Support
Announcements

Policies

Platform Policies
Accessibility

Connect

Academic Partners
Contact Us
support@asiccampus.com

© 2026 ASIC Campus. VLSI Design & Verification training is completely free.Certificates do not constitute employment or placement.