Skip to content

ASIC CampusDesign • Verify • Advance

Courses
Training Plan
Reference
Certification
Verify
Login

i

Certificates are generated and issued only to registered learners after the required assessment and technical review. Free public learning content remains available without registration.

Create a free account

Learning/Knowledge checks/Scripting for EDA Automation/Bash for EDA flows/Check

Module checkpoint

Bash for EDA flows knowledge check

Answer every question from your current understanding. After submission, compare your reasoning with the explanation and revisit any weak concept.

This check covers Bash for EDA flows. Read it first if you have not.

5 QuestionsOne Answer eachImmediate ScoreDetailed Explanations

Read→Reason→Select→Review

Question 1 of 5Why does a script that runs `iverilog ... | tee compile.log` need `set -o pipefail`?

So a compiler failure is not hidden by the success of `tee`So `tee` writes the log file faster on large designsSo the compiler prints warnings to standard output

Question 2 of 5How should a list of source files containing spaces be passed to a command?

Store them in one string and expand it as $sourcesStore them in one string and expand it as "$sources"Store them in an array and expand it as "${sources[@]}"

Question 3 of 5What does `shift $((OPTIND - 1))` do after a `getopts` loop?

Moves the last option to the front of the argument listRemoves the parsed options so "$@" holds the remaining argumentsResets the option parser so the options are read again

Question 4 of 5Why does the wrapper delete the old `.vvp` file before compiling?

So a failed compile can never lead to simulating a stale binarySo the simulator can use less memory for the new binarySo the compiler does not print a file-exists warning

Question 5 of 5Why does the wrapper decide pass or fail from the simulation log?

The simulator never returns an exit status to BashReading a log file is faster than checking an exit statusA testbench can report failed checks while the simulator exits with status 0

Review every selection before submitting. You can retry after reading the explanations.

ASIC CampusDesign • Verify • Advance

Structured semiconductor design and verification learning with practical engineering exercises, technical review, and verifiable certification.

₹0 course fee • Completely free VLSI training

Learn

All Courses
Linux Fundamentals
Scripting for EDA Automation
Digital Design Fundamentals
Verilog RTL Design
SystemVerilog Design and Verification
8-Week Training Plan
Assignments & Evaluation
How Learning Works

Platform

About
Certification
Verify Certificate
FAQ
Support
Announcements

Policies

Platform Policies
Accessibility

Connect

Academic Partners
Contact Us
support@asiccampus.com

© 2026 ASIC Campus. VLSI Design & Verification training is completely free.Certificates do not constitute employment or placement.